Docket No.: M4065.0910/P910

AMENDMENTS TO THE CLAIMS

- 1. (Currently amended) A method for testing a plurality of content addressable memory (CAM) cells in a CAM device, comprising the steps of:
- (a) testing said CAM device [[for]] to identify stuck match lines by conducting a match line test to a given match line;
- (b) testing said CAM device [[for]] to identify defective [[weak-]]pull down lines using a match pattern across the identified stuck match lines;
- (c) testing each CAM cell in said CAM device to locate a faulty CAM cell within said defective pull down lines; and
- (d) for each <u>located</u> faulty CAM cell identified in step (c), diagnosing a cause of fault for said faulty CAM cell by applying at least one signal <u>to said faulty CAM cell</u> and reading a state of [[a]] <u>the</u> match line associated with said faulty cell.
- 2. (Original) The method of claim 1, wherein step (c) is performed after both steps (a) and (b), and step (d) is performed after step (c).
- 3. (Original) The method of claim 1, wherein said step of applying at least one signal comprises:

setting a mask value of said faulty CAM cell to a logical zero; and identifying a faulty match line if said match line is set to logical zero.

4. (Original) The method of claim 1, wherein said step of applying at least one signal comprises:

setting a storage location of said faulty CAM cell to a logical zero;

setting a search data line of said faulty CAM cell to a logical one;

setting a complement search data line of said faulty CAM cell to a logical zero;

and

identifying a faulty match line if said match line is set to logical zero.

5. (Original) The method of claim 1, wherein said step of applying at least one signal comprises:

setting a storage location of said faulty CAM cell to a logical one; setting a search data line of said faulty CAM cell to a logical zero; setting a complement search data line of said faulty CAM cell to a logical one;

identifying a faulty match line if said match line is set to logical zero.

6. (Original) The method of claim 1, wherein said step of applying at least one signal comprises:

setting a storage location of said faulty CAM cell to a logical zero;
setting a mask value of said faulty CAM cell to a logical one;
setting a search data line of said faulty CAM cell to a logical zero;
setting a complement search data line of said faulty CAM cell to a logical one;

and

and

identifying a faulty match line if said match line is set to logical one.

7. (Original) The method of claim 1, wherein said step of applying at least one signal comprises:

setting a storage location of said faulty CAM cell to a logical one;

setting a mask value of said faulty CAM cell to a logical one;

setting a search data line of said faulty CAM cell to a logical one;

setting a complementary search data line of said faulty CAM cell to a logical zero; and

identifying a faulty search data line if said match line is set to logical one.

8. (Original) The method of claim 1, wherein said step of applying at least one signal comprises:

setting a storage location of said faulty CAM cell to a logical one;
setting a mask value of said faulty CAM cell to a logical one;
setting a search data line of said faulty CAM cell to a logical zero;
setting a complementary search data line of said faulty CAM cell to a logical

identifying a faulty search data line if said match line is set to logical zero.

9. (Original) The method of claim 1, wherein said step of applying at least one signal comprises:

one; and

one; and

setting a storage location of said faulty CAM cell to a logical zero;
setting a mask value of said faulty CAM cell to a logical one;
setting a search data line of said faulty CAM cell to a logical zero;
setting a complementary search data line of said faulty CAM cell to a logical

identifying a faulty complement search data line if said match line is set to a logical one.

10. (Original) The method of claim 1, wherein said step of applying at least one signal comprises:

setting a storage location of said faulty CAM cell to a logical zero;
setting a mask value of said faulty CAM cell to a logical one;
setting a search data line of said faulty CAM cell to a logical one;
setting a complementary search data line of said faulty CAM cell to a logical

identifying a faulty complement search data line if said match line is set to logical zero.

11. (Original) The method of claim 1, wherein said step of applying at least one signal comprises:

setting a storage location of said faulty CAM cell to a logical one;

zero; and

setting a mask value of said faulty CAM cell to a logical one; setting a search data line of said faulty CAM cell to a logical one;

setting a complementary search data line of said faulty CAM cell to a logical zero; and

identifying an stuck open fault with a transistor having a gate coupled to a data storage node of said CAM cell, if said match line is set to logical one.

12. (Original) The method of claim 1, wherein said step of applying at least one signal comprises:

setting a storage location of said faulty CAM cell to a logical zero; setting a mask value of said faulty CAM cell to a logical one; setting a search data line of said faulty CAM cell to a logical one;

setting a complementary search data line of said faulty CAM cell to a logical zero; and

identifying an short circuit fault with a transistor having a gate coupled to a data storage node of said CAM cell, if said match line is set to logical zero.

13. (Original) The method of claim 1, wherein said step of applying at least one signal comprises:

setting a storage location of said faulty CAM cell to a logical zero; setting a mask value of said faulty CAM cell to a logical one;

setting a search data line of said faulty CAM cell to a logical zero;

setting a complementary search data line of said faulty CAM cell to a logical one; and

identifying an stuck open fault with a transistor having a gate coupled to a complement of a data storage node if said match line is set to a logical one.

14. (Original) The method of claim 1, wherein said step of applying at least one signal comprises:

setting a storage location of said faulty CAM cell to a logical one; setting a mask value of said faulty CAM cell to a logical one;

setting a search data line of said faulty CAM cell to a logical zero;

setting a complementary search data line of said faulty CAM cell to is set to a logical one; and

identifying a short circuit fault with a transistor having a gate coupled to a complement of a data storage node, if said match line is set to logical zero.

15. (Original) The method of claim 1, wherein said step of applying at least one signal comprises:

setting a storage location of said faulty CAM cell to a logical zero; setting a mask value of said faulty CAM cell to a logical one; setting a search data line of said faulty CAM cell to a logical zero;

setting a complementary search data line of said faulty CAM cell to a logical one; and

identifying a stuck open fault with a transistor having a gate coupled to a search data line, if said match line is set to logical one.

16. (Currently amended) The method of claim 1, wherein said step of applying at least one signal comprises:

setting a storage location of said faulty CAM cell to a logical zero;

setting a mask value of said faulty CAM cell to a logical one;

setting a search data line of said faulty CAM cell to a logical [[zero]] one;

setting a complementary search data line of said faulty CAM cell to a logical

[[one]] zero; and

identifying a short circuit fault with a transistor having a gate coupled to a search data line, if said match line is set to logical one.

17. (Original) The method of claim 1, wherein said step of applying at least one signal comprises:

setting a storage location of said faulty CAM cell to a logical zero; setting a mask value of said faulty CAM cell to a logical one; setting a search data line of said faulty CAM cell to a logical zero;

setting a complementary search data line of said faulty CAM cell to a logical one; and

identifying a stuck open fault with a transistor having a gate coupled to a complementary search data line, if said match line is set to one.

18. (Original) The method of claim 1, wherein said step of applying at least one signal comprises:

setting a storage location of said faulty CAM cell to a logical zero; setting a mask value of said faulty CAM cell to a logical one; setting a search data line of said faulty CAM cell to a logical one;

setting a complementary search data line of said faulty CAM cell to a logical zero; and

identifying a short circuit fault with a transistor having a gate coupled to a complementary search data line, if said match line is set to logical zero.

19. (Original) The method of claim 1, wherein said step of applying at least one signal comprises:

setting a storage location of said faulty CAM cell to a logical one; setting a mask value of said faulty CAM cell to a logical one; setting a search data line of said faulty CAM cell to a logical one; and

setting a complementary search data line of said faulty CAM cell to a logical zero;

identifying a stuck open fault with a transistor having a gate coupled to a mask register, if said match line is set to logical one.

20. (Original) The method of claim 1, wherein said step of applying at least one signal comprises:

setting a storage location of said faulty CAM cell to a logical zero;

setting a mask value of said faulty CAM cell to a logical one;

setting a search data line of said faulty CAM cell to a logical zero;

setting a complementary search data line of said faulty CAM cell to a logical one; and

identifying a stuck open fault with a transistor having a gate coupled to a mask register, if said match line is set to logical one.

21. (Currently amended) The method of claim 1, wherein said step of applying at least one signal comprises:

setting a storage location of said faulty CAM cell to a logical zero one; setting a mask value of said faulty CAM cell to a logical one zero; setting a search data line of said faulty CAM cell to a logical one;

setting a complementary search data line of said faulty CAM cell to a logical zero; and

identifying a short circuit fault with a transistor having a gate coupled to a mask register, if said match line is set to logical zero.

22. (Original) The method of claim 1, wherein said step of applying at least one signal comprises:

setting a storage location of said faulty CAM cell to a logical zero; setting a mask value of said faulty CAM cell to a logical zero; setting a search data line of said faulty CAM cell to a logical zero;

setting a complementary search data line of said faulty CAM cell to a logical one; and

identifying a short circuit fault with a transistor having a gate coupled to a mask register, if said match line is set to logical zero.

23. (Currently amended) A system for testing a CAM device comprising: an interface for sending and receiving signals from the CAM device; and

a processor, coupled to said interface, for controlling signals that are sent to the CAM device and for reading signals received from the CAM device,

wherein said processor operates said interface to test said CAM device for stuck match lines by conducting a match line test to a given match line, defective

[[weak-]]pull down lines <u>using a match pattern across the stuck match lines</u>, and faulty CAM cells; and

wherein for each faulty CAM cell said processor operates said interface to diagnose a cause of fault for each faulty CAM cell by applying at least one signal and reading a state of a match line associated with the faulty CAM cell.

24. (Currently amended) The system of claim 23, wherein said processor applies said at least one signal [[by]] <u>comprises</u>:

setting a mask value of said faulty CAM cell to a logical zero; and identifying a faulty match line if said match line is set to logical zero.

25. (Currently amended) The system of claim 23, wherein said processor applies said at least one signal [[by]] <u>comprises</u>:

setting a storage location of said faulty CAM cell to a logical zero;

setting a search data line of said faulty CAM cell to a logical one;

setting a complement search data line of said faulty CAM cell to a logical zero; and

identifying a faulty match line if said match line is set to logical zero.

26. (Currently amended) The system of claim 23, wherein said processor applies said at least one signal [[by]] comprises:

setting a storage location of said faulty CAM cell to a logical one;

setting a search data line of said faulty CAM cell to a logical zero;
setting a complement search data line of said faulty CAM cell to a logical one;
and

identifying a faulty match line if said match line is set to a logical zero.

27. (Currently amended) The system of claim 23, wherein said processor applies said at least one signal [[by]] <u>comprises</u>:

setting a storage location of said faulty CAM cell to a logical zero;
setting a mask value of said faulty CAM cell to a logical one;
setting a search data line of said faulty CAM cell to a logical zero;
setting a complement search data line of said faulty CAM cell to a logical one;

identifying a faulty match line if said match line is set to logical one.

28. (Currently amended) The system of claim 23, wherein said processor applies said at least one signal [[by]] <u>comprises</u>:

setting a storage location of said faulty CAM cell to a logical one;

setting a mask value of said faulty CAM cell to a logical one;

setting a search data line of said faulty CAM cell to a logical one;

setting a complementary search data line of said faulty CAM cell to a logical zero; and

and

identifying a faulty search data line if said match line is set to logical one.

29. (Currently amended) The system of claim 23, wherein said processor applies said at least one signal [[by]] <u>comprises</u>:

setting a storage location of said faulty CAM cell to a logical one;

setting a mask value of said faulty CAM cell to a logical one;

setting a search data line of said faulty CAM cell to a logical zero;

setting a complementary search data line of said faulty CAM cell to a logical one; and

identifying a faulty search data line if said match line is set to logical zero.

30. (Currently amended) The system of claim 23, wherein said processor applies said at least one signal [[by]] <u>comprises</u>:

setting a storage location of said faulty CAM cell to a logical zero;
setting a mask value of said faulty CAM cell to a logical one;
setting a search data line of said faulty CAM cell to a logical zero;
setting a complementary search data line of said faulty CAM cell to a logical

identifying a faulty complement search data line if said match line is set to a logical one.

one; and

setting a storage location of said faulty CAM cell to a logical zero; setting a mask value of said faulty CAM cell to a logical one;

setting a search data line of said faulty CAM cell to a logical one;

setting a complementary search data line of said faulty CAM cell to a logical zero; and

identifying a faulty complement search data line if said match line is set to logical zero.

32. (Currently amended) The system of claim 23, wherein said processor applies said at least one signal [[by]] <u>comprises</u>:

setting a storage location of said faulty CAM cell to a logical one;

setting a mask value of said faulty CAM cell to a logical one;

setting a search data line of said faulty CAM cell to a logical one;

setting a complementary search data line of said faulty CAM cell to a logical zero; and

identifying an stuck open fault with a transistor having a gate coupled to a data storage node of said CAM cell, if said match line is set to logical one.

setting a storage location of said faulty CAM cell to a logical zero; setting a mask value of said faulty CAM cell to a logical one; setting a search data line of said faulty CAM cell to a logical one;

setting a complementary search data line of said faulty CAM cell to a logical zero; and

identifying an short circuit fault with a transistor having a gate coupled to a data storage node of said CAM cell, if said match line is set to logical zero.

34. (Currently amended) The system of claim 23, wherein said processor applies said at least one signal [[by]] <u>comprises</u>:

setting a storage location of said faulty CAM cell to a logical zero; setting a mask value of said faulty CAM cell to a logical one; setting a search data line of said faulty CAM cell to a logical zero;

setting a complementary search data line of said faulty CAM cell to a logical one; and

identifying an stuck open fault with a transistor having a gate coupled to a complement of a data storage node if said match line is set to a logical one.

setting a storage location of said faulty CAM cell to a logical one; setting a mask value of said faulty CAM cell to a logical one; setting a search data line of said faulty CAM cell to a logical zero;

setting a complementary search data line of said faulty CAM cell to is set to a logical one; and

identifying a short circuit fault with a transistor having a gate coupled to a complement of a data storage node, if said match line is set to logical zero.

36. (Currently amended) The system of claim 23, wherein said processor applies said at least one signal [[by]] <u>comprises</u>:

setting a storage location of said faulty CAM cell to a logical zero; setting a mask value of said faulty CAM cell to a logical one; setting a search data line of said faulty CAM cell to a logical zero;

setting a complementary search data line of said faulty CAM cell to a logical one; and

identifying a stuck open fault with a transistor having a gate coupled to a search data line, if said match line is set to logical one.

[[one]] zero; and

37. (Currently amended) The system of claim 23, wherein said processor applies said at least one signal [[by]] <u>comprises</u>:

setting a storage location of said faulty CAM cell to a logical zero; setting a mask value of said faulty CAM cell to a logical one; setting a search data line of said faulty CAM cell to a logical [[zero]] one; setting a complementary search data line of said faulty CAM cell to a logical

identifying a short circuit fault with a transistor having a gate coupled to a search data line, if said match line is set to logical one.

38. (Currently amended) The system of claim 23, wherein said processor applies said at least one signal [[by]] <u>comprises</u>:

setting a storage location of said faulty CAM cell to a logical zero; setting a mask value of said faulty CAM cell to a logical one; setting a search data line of said faulty CAM cell to a logical zero;

setting a complementary search data line of said faulty CAM cell to a logical one; and

identifying a stuck open fault with a transistor having a gate coupled to a complementary search data line, if said match line is set to one.

zero; and

39. (Currently amended) The system of claim 23, wherein said processor applies said at least one signal [[by]] <u>comprises</u>:

setting a storage location of said faulty CAM cell to a logical zero; setting a mask value of said faulty CAM cell to a logical one;

setting a search data line of said faulty CAM cell to a logical one;

setting a complementary search data line of said faulty CAM cell to a logical

identifying a short circuit fault with a transistor having a gate coupled to a complementary search data line, if said match line is set to logical zero.

40. (Currently amended) The system of claim 23, wherein said processor applies said at least one signal [[by]] comprises:

setting a storage location of said faulty CAM cell to a logical one; setting a mask value of said faulty CAM cell to a logical one;

setting a search data line of said faulty CAM cell to a logical one;

setting a complementary search data line of said faulty CAM cell to a logical zero; and

identifying a stuck open fault with a transistor having a gate coupled to a mask register, if said match line is set to logical one.

setting a storage location of said faulty CAM cell to a logical zero; setting a mask value of said faulty CAM cell to a logical one; setting a search data line of said faulty CAM cell to a logical zero;

setting a complementary search data line of said faulty CAM cell to a logical one; and

identifying a stuck open fault with a transistor having a gate coupled to a mask register, if said match line is set to logical one.

42. (Currently amended) The system of claim 23, wherein said processor applies said at least one signal [[by]] <u>comprises</u>:

setting a storage location of said faulty CAM cell to a logical [[zero]] one; setting a mask value of said faulty CAM cell to a logical [[one]] zero; setting a search data line of said faulty CAM cell to a logical one;

setting a complementary search data line of said faulty CAM cell to a logical zero; and

identifying a short circuit fault with a transistor having a gate coupled to a mask register, if said match line is set to logical zero.

setting a storage location of said faulty CAM cell to a logical zero; setting a mask value of said faulty CAM cell to a logical zero;

setting a search data line of said faulty CAM cell to a logical zero;

setting a complementary search data line of said faulty CAM cell to a logical one; and

identifying a short circuit fault with a transistor having a gate coupled to a mask register, if said match line is set to logical zero.

44. (Currently amended) A system for testing a CAM device comprising:

means for testing for stuck match line within the device <u>by conducting a match</u> <u>line test to a given match line</u>;

means for testing for <u>defective</u> [[weak-]]pull down lines within the device <u>using a match pattern across the identified stuck match lines</u>;

means for identifying faulty CAM cells within the device; and means for diagnosing faulty CAM cells identified by said identifying means.